Discussions
Sign In
Home
›
Verification
Sign In
·
Register
Howdy, Stranger!
It looks like you're new here. If you want to get involved, click one of these buttons!
Sign In
Register
Quick Links
Categories
Recent Discussions
Categories
2.8K
All Categories
33
Help wanted, Jobs wanted
112
Verification
45
File Formats
233
General
141
KLayout Development
311
KLayout Support
112
Layout
514
Python scripting
262
Ruby Scripting
Verification
Discussions related to DRC and LVS
«
1
2
3
4
»
Discussion List
Region based subcircuit generation
146
views
6
comments
0
points
Most recent by
blueman_44
July 2024
LVS compare progress message
97
views
3
comments
0
points
Most recent by
Matthias
July 2024
with_text
313
views
5
comments
0
points
Most recent by
Matthias
July 2024
Add a layer parameter
179
views
4
comments
0
points
Most recent by
laurent_c
July 2024
Save a specific file in a LVS script
92
views
2
comments
0
points
Most recent by
laurent_c
July 2024
LVS net matching pins
397
views
7
comments
0
points
Most recent by
Matthias
June 2024
Detecting Swapped Pins
363
views
14
comments
0
points
Most recent by
Matthias
May 2024
Opening a L2N database created with custom devices
185
views
3
comments
0
points
Most recent by
Matthias
April 2024
Curvilinear OASIS format
2.2K
views
11
comments
0
points
Most recent by
Matthias
March 2024
Drain/Source min length
170
views
2
comments
0
points
Most recent by
laurent_c
January 2024
Seeking private LVS debug session (willing to pay $)
73
views
0
comments
0
points
Started by
cadnav
December 2023
via overlapped check with DRC
309
views
3
comments
0
points
Most recent by
ashkan
November 2023
Launching LVS and DRC checks in KLayout with sky130 PDK.
772
views
6
comments
0
points
Most recent by
Naina
November 2023
lvs logging of memory usage
161
views
2
comments
0
points
Most recent by
dmlea
October 2023
LVS SOI Isolation
256
views
4
comments
0
points
Most recent by
Matthias
October 2023
Bisection of DRC checks to find min distance
482
views
1
comment
0
points
Most recent by
tomas2004
June 2023
how launch lvs
577
views
9
comments
0
points
Most recent by
Matthias
April 2023
More info from class NetlistCrossReference
109
views
5
comments
0
points
Most recent by
Matthias
April 2023
DRC for circle design
1.1K
views
10
comments
0
points
Most recent by
jiunnweiyeh
March 2023
One side sizing with drc
166
views
2
comments
0
points
Most recent by
intervalrain
March 2023
Problem extracting mos with fingers using custom Extractor extract_devices
196
views
2
comments
0
points
Most recent by
Matthias
February 2023
How to display the results of comparator in the netlist browser and generate a customized netlist
758
views
21
comments
0
points
Most recent by
dick_freebird
February 2023
why I couldnt see the comparation of the layout and the schematic?
426
views
5
comments
0
points
Most recent by
WENSHIH
February 2023
Exceptions to the results of the "xor" calculation
179
views
2
comments
0
points
Most recent by
Bian
January 2023
Problems when extract the MOS4 Transistor with override of GenericDeviceExtractor, pin Well empty.
229
views
16
comments
0
points
Most recent by
Bian
January 2023
How to get the corresponding polygon from an edge collection
195
views
1
comment
0
points
Most recent by
Matthias
January 2023
How could i merge two polygons in LVS?
216
views
1
comment
0
points
Most recent by
Matthias
January 2023
How to run LVS with schematiic from pspice?
242
views
5
comments
0
points
Most recent by
Matthias
January 2023
Is it possible that in the future, the custom comparison parameters can be added in lvs
191
views
2
comments
0
points
Most recent by
Matthias
January 2023
How to implement an auxiliary layer in LVS, when calculating extracted parameters
209
views
2
comments
0
points
Most recent by
Bian
January 2023
«
1
2
3
4
»
Powered by Vanilla